Aakarshan Akash

Sign in

Username or E-mail

{{invalid_feedback_email}}

Password

{{invalid_feedback_pass}}

A user with such credentials is not found. Check the data entered and try again.

Forgot your password? Reset my password

Don't have an account? Sign up

Aakarshan Akash

Aakarshan Akash

@go_6679b8cb56e56

1 Posts 0 Followers 2 Following

VLSI (Very Large Scale Integration) RTL (Register Transfer Level) Design and Verification is the process of testing digital circuit designs

No likes yet!

This user seems to have not liked any posts yet. All liked posts by this user will be displayed here.